- 您现在的位置：买卖IC网 > Sheet目录323 > DSP56311EVM (Freescale Semiconductor)KIT EVALUATION FOR DSP56311
Core Configuration
4
This chapter presents DSP56300 core configuration details specific to the DSP56311. These
configuration details include the following:
Operating modes
Bootstrap program
Central Processor registers
— Status register (SR)
— Operating mode register (OMR)
Interrupt Priority Registers (IPRC and IPRP)
PLL control (PCTL) register
Bus Interface Unit registers
— Bus Control Register (BCR)
— DRAM Control Register (DCR)
— Address Attribute Registers (AAR[3–0])
DMA Control Registers 5–0 (DCR[5–0])
Device identification register (IDR)
JTAG identification register
JTAG boundary scan register (BSR)
For information on specific registers or modules in the DSP56300 core, refer to the DSP56300
Family Manual .
4.1 Operating Modes
The DSP56311 begins operation by leaving the Reset state and going into one of eight operating
modes. As the DSP56311 exits the Reset state, it loads the values of MODA, MODB, MODC,
and MODD into bits MA, MB, MC, and MD of the OMR. These bit settings determine the chip’s
operating mode, which in turn determines the bootstrap program option the chip uses to start up.
Software can also directly set the OMR[MA–MD] bits. A jump directly to the bootstrap program
entry point ($FF0000) after the OMR bits are set causes the DSP56311 to execute the specified
bootstrap program option (except modes 0 and 8). Table 4-1 shows the DSP56311 bootstrap
operation modes, the corresponding settings of the external operational mode signal lines (the
DSP56311 User’s Manual, Rev. 2
Freescale Semiconductor
4-1
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
DSPAUDIOEVMMB1E
BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT
KIT DEV EMBEDDED C
DSTRM-KT-0181A
DSTREAM DEBUG AND TRACE UNIT
DSUT1CSU
SURGE SUPPR NETWORK W/GROUND
DTEL2
SURGE SUPPRESSOR PHONE RJ11/RJ45
DV003001
PROGRAMMER PICSTART PLUS 16C/17C
DV164035
MPLAB ICD3 IN-CIRC DEBUGGER
DV164039
KIT DEV PIC24FJ256DA210
相关代理商/技术参数
DSP56311EVMIG_D
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 24-Bit Digital Signal Processor Users Manual
DSP56311UMAD
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Users Manual Addendum
DSP56311VF150
功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/300MMACS 150Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150B1
功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP
RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150R2
功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT